

FH8A UMA (15.6") Haswell-H Platform Block Diagram




Table of Contents

PAGE	DESCRIPTION
01	Block Diagram
02	Front Page
03	Power Sequence
04	Clock Distribution
05	SMBus Address
06	Haswell 1/5 (PEG/DMI/FDI)
07	Haswell 2/5 (DDR3 I/F)
08	Haswell 3/5 (DDI/eDP)
09	Haswell 4/5 (POWER)
10	Haswell 5/5 (CFG/GND)
11	LPT 1/6 (DMI/FDI/VGA)
12	LPT 2/6 (SATA/HDA/SPK)
13	LPT 3/6 (PCIE/USB/CLK)
14	LPT 4/6 (GPIO/MISC)
15	LPT 5/6 (POWER)
16	LPT 6/6 (GND)
17	DDR3L DIMM0-STD (4.0H)
18	DDR3L DIMM1-RVS (4.0H)
19	eDP to LVDS (RTD2132N)
20	HDMI/LVDS
21	KB/FAN/TP/TPM/TS
22	Audio ALC283
23	LAN RTL8111GS/RJ45 conn
24	Card reader RTS5227E
25	USB3.0/Charger/USB2.0
26	WLAN/BT/NFC/MMB/PWR
27	HDD/ODD/LED/EMI
28	G-CLK/WL Dongle/HOLE/CRT
29	EC_IT8587E/FX
30	VIN/CHARGER-ISL88732
31	SYSTEM 5V/3V(TPS51225RUK)
32	1.05V-G5335
33	DDR3L 1.35V(RT8231AGQW)
34	SWITCH
35	CPU_CORE(ISL95812) 37W
36	1.5V_S0
37	RESET/PWROKMAP
38	POWER DELIVERY MAP
39	POWER MAP
40	Change History

Voltage Rails

Power	Voltage	S0	S3	S4	S5	G3	Ctl Signal
3V_RTC	3V	ON	ON	ON	ON	ON	
VIN	19V	ON	ON	ON	ON	OFF	Adaptor in
5V_AUX	5V	ON	ON	ON	ON	OFF	Adaptor in
3V_AUX	3.3V	ON	ON	ON	ON	OFF	Adaptor in
5V_S5	5V	ON	ON	ON	ON	OFF	S5_ON
3V_S5	3.3V	ON	ON	ON	ON	OFF	S5_ON
1.35V_S3	1.35V	ON	ON	OFF	OFF	OFF	S3_ON
5V_S3	5V	ON	ON	OFF	OFF	OFF	S3_ON
3VDUAL_LAN	3.3V	ON	OFF	OFF	OFF	OFF	LAN_ON_EC
3V_WLAN	3.3V	ON	ON	ON	ON	OFF	S5_ON
5V_S0	5V	ON	OFF	OFF	OFF	OFF	S0_ON_2
3V_S0	3.3V	ON	OFF	OFF	OFF	OFF	S0_ON_2
1.5V_S0	1.5V	ON	OFF	OFF	OFF	OFF	S0_ON_2
1.05V_S0	1.05V	ON	OFF	OFF	OFF	OFF	S0_ON_1
1.05V_VCCST	1.05V	ON	OFF	OFF	OFF	OFF	S0_ON_1
DDR_VTERM	0.675V	ON	OFF	OFF	OFF	OFF	S0_ON_1
VCC_CORE	By VID	ON	OFF	OFF	OFF	OFF	VRON

Function list

USB2		PCIE		Display		USB3		SATA	
Port 0	Co-lay USB3.0	Port 1	USB3.0 Conn	Port A	LVDS or eDP	Port 1	USB3.0 Conn	Port 0	NC
Port 1	Co-lay USB3.0	Port 2	NC	Port B	HDMI	Port 2	USB3.0 Conn	Port 1	NC
Port 2	Co-lay USB3.0	Port 3	GLAN	Port C	NC	Port 3	USB3.0 Conn	Port 2	NC
Port 3	Wireless Dongle	Port 4	NC	Port D	NC	Port 4	NC	Port 3	NC
Port 4	NC	Port 5	Card Reader			Port 5	NC	Port 4	HDD
Port 5	NC	Port 6	WLAN			Port 6	NC	Port 5	ODD
Port 6	NC	Port 7							
Port 7	NC	Port 8							
Port 8	Blue Tooth								
Port 9	USB2.0 Conn								
Port 10	NC								
Port 11	Camera								
Port 12	Touch screen								
Port 13	NC								


Function Select

N@	NFC
L@	RTD2132N-CG
E@	Internal eDP
M@	MMB
TS@	Touch screen
C@	CRT

POWER Sequence


03


FH8A SYSTEM POWER-ON SEQUENCE




System Power Sequence

- T1: S5_ON TO RSMRST# = 20ms (spec: mini 10ms)
- T2: S0_ON1 TO S0_ON2 = 500us
- T3: S0_ON2 TO VRON = 10ms
- T4: HWPG TO MPWROK = 110ms (spec : >5~ 99ms)
- T5 : H_CPUPWRGD to PLTRST# >1ms
- T6 : VCC_CORE stable to H_PWRGOOD 5~650ms







Haswell Processor (DMI,PEG,FDI)




Haswell Processor (CLK,MISC,JTAG)




Thermal Trip




PU/PD of CPU




Reserved For buffer reset of PLTRSRIN#




SM_DRAMRST# Topology



XDP PU/PD




Haswell Processor (DDR3)




Haswell Processor (DDI,eDP,FDI)

HDMI


- (20) INT_HDMI_TXDN2
- (20) INT_HDMI_TXDP2
- (20) INT_HDMI_TXDN1
- (20) INT_HDMI_TXDP1
- (20) INT_HDMI_TXDN0
- (20) INT_HDMI_TXDP0
- (20) INT_HDMI_TXCN
- (20) INT_HDMI_TXCP





bga1364-intel-genuine




eDP_RCOMP
Trace length < 100 mils
Trace width = 20 mils
Trace spacing = 25 mils



Haswell Processor (POWER)




Power Test Propose





SVID

Layout note: need routing together and ALERT need between CLK and DATA.




Haswell Processor (GND)

Haswell Processor (CFG,RSVD)




Configuration Signals:		The CFG signals have a default value of '1' if not terminated on the board.
CFG[2]	PCI Express Static Lane Reversal	x1 = Normal operation x0 = Lane numbers reversed
CFG[4]	eDP enable	x1 = Disabled x0 = Enabled
CFG[6:5]	PCI Express Bifurcation	x00 = 1 x8 & 2 x4 PCI Express x01 = reserved x10 = 2 x8 PCI Express x11 = 1 x16 PCI Express
CFG[7]	PEG defer training	x1 = PEG train follow RESETB de-asserted x0 = PEG wait for BIOS fro training


Lynx Point (DMI,FDI,PM)




Lynx Point (CRT,PCI,DDI CNTL)




PCH PM PU/PD




SYSPWOK




DSW Circuit




PCI PU




RTC Clock 32.768KHz (RTC)




RTC Circuitry (RTC)




HDA














PCH JTAG

JTAG_TCK,JTAG_TMS
Trace Length < 9000mils


Lynx Point (RTC, IHDA, SATA, JTAG)



PCH STRAPING

Pin Name	Usage	Sampled	Configuration	Circuitry
SPKR	No Reboot	PWROK	0 = Disable (Int PD) 1 = Enable	
GPIO62 / SUSCLK	PLL On-Die Voltage Regulator Enable	RSMRST#	0 = Disable 1 = Enable (Int PU)	(11,26) 
GPIO55	Top-Block Swap Override	PWROK	0 = Top-Block Swap mode 1 = Default (Int PU)	(11) 
INTVRMEN	Integrated VRM Enable	Always	0 = Disable 1 = Enable	
GPIO51	Boot BIOS Strap bit 1	PWROK	B1# B10 0 1 Reserved 1 0 Reserved 0 0 LSC	(11) 
SATA1GP/GPIO19	Boot BIOS Strap bit 0	PWROK		
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	
SATA2GP/GPIO36	RSVD	PWROK	Internal PD	(14) 
SATA3GP/GPIO37	TLS Confidentiality	PWROK	0 = TLS no confidentiality (Int PD) 1 = TLS with confidentiality	(14) 
GPIO8	RSVD	RSMRST#	Internal PU	(14) 
DSWVREN	On Die DSW VR Enable	Always	0 = Enable 1 = Disable Must be PU to VCCRTC	(11) 

Lynx Point (LPC,SPI,SMBUS,C-LINK,THERMAL)



HDD


ODE

SATA_RCOMP
Impedance = 50 ohm
Trace length < 500 mils
Trace spacing = 15 mils


Pull High




SMBus





SMBus/Pull-up(CLG)




Lynx Point (CLOCK)



PCH Internal Clock





BOARD_ID2	PCH_CPIO3
VGA	0
non-VGA	1

PCH GPIO PU/PD

3V_S0

3V_S5

SIO_EXT_SCI# R208 10K 4

SIO_EXT_SMI# R403 10K 4

NFC_DETECT# R432 10K 4

PCH_GPIO34 R258 10K 4

PCH_GPIO35 R431 10K 4

ODD_PWR_EN R400 10K 4

PCH_GPIO70 R222 10K 4

PCH_GPIO39 R458 10K 4

ODD_DP#_PCH R433 10K 4

PCH_GPIO17 R402 10K 4

SIO_EXT_SW# R249 10K 4

PCH_GPIO12 R227 10K 4

PCH_GPIO24 R230 10K 4

PCH_GPIO27 R210 10K 4

PCH_GPIO8 R468 10K 4

NFC_RESET# R501 10K 4

R234 100K/J 4

PCH_GPIO37 R459 10K 4

PCH_GPIO36 R447 10K 4

ODD_DP#_PCH R478 10K 4


MISC PU/PD

TP14
EC_RCIN#



R236
R238

10K 4
10K 4

3V_S





Lynx Point (Power)



Lynx Point (GND)


Lynx Point (GND)









All VREF traces should be at least 20 mils wide and 20 mils spacing to other signals /planes




Converter RTD2132N-CG




HPD/ Back Light/ BL PWM




Reserve EEPROM Address=0xA8




SMBUS & Panel VCC




LCD POWER SWITCH



PANEL BACKLIGHT CONTROL




CCD KILL




20


LCD CONNECTOR




HDMI




Keyboard Connector




Touch Pad Connector








Touch screen





TPM module type






Universal Audio Jack


(ALC283 supported iPhone/Nokia headset, Headphone, Line-In and Microphone)




Internal SPK



5/28 upadted




LAN Transformer










LAN POWER


EVDD10/AVDD33_REG trace width >40mils




EVDD10/N780946/REGOUT trace width >60mils







A-16
CONN to Transformer, RJ45




X'tal 25MHz






[illegible][illegible]

SATA HDD Connector



SATA ODD Connector


120 mils




LED

B-2


CAPS LED




WLAN



Battery




Power Status




HDD/ODD



NUM LED



EMI



sticking cap for EMI




Quanta Computer Inc.


PROJECT : FH8A

Size	Document Number	Rev
	HDD/ODD/LED/EMI	2A
Date: Friday, March 06, 2015	Sheet 27 of 40	

Green CLK Circuitry





Hole





28

Wireless Dongle


**CRT PORT**

CRT CONN/DDC LEVEL SHIFT







Pull Up/Dn




For throttling





Reserve for ESD




HWPG Circuit











1.35V_VDDQ(RT8231AGQW)


**Quanta Computer Inc.**

PROJECT : FH8A

Size	Document Number DDR3L 1.35V(RT8231AGQW)	Rev 2A
Date:	Friday, March 06, 2015	Sheet 33 of 40







Quanta Computer Inc.

PROJECT : FH8A

Size

Document Number


Rev

1.5V_S0

2A

Date: Friday, March 06, 2015

Sheet 36 of 40




Quanta Computer Inc.

PROJECT : FH8A

Size	Document Number	Rev
	RESET/PWROKMAP	2A
Date:	Friday, March 06, 2015	Sheet 37 of 40

Power Rail	Destination	Voltage
VCC_CORE	CPU VCC ---- Processor core power rail.	
1.5V_S0	PCH: VCCPLL ---- for VCCPLL provides isolated power for internal PCH PLLs PCH : +VCCAXCK_VRM for 1.5V power supply for VCC_VRM HDMI LEVEL SHIFTER : VDDTX/RX for level shifter TX/RX power Mini PCIE : +1.5V(WLAN) AUDIO : +1.5VA --- for Codec AVDD2 AUDIO : +AZA_VDD --- for Codec DVDDIO	
1.35V_S3	CPU: I/O supply voltage for DDR3L. DIMM : DDR3L power	
DDR_VTERM	DDRIII Terminator:	
1.05V_S0	PCH :PCH VccCore PCH : VccASW --- +V1.05M_VCCASW for the Active Sleep Well PCH : +V1.05S_VCCUSBCORE ---USB core PCH : +V1.05S_VCCCAUX: VCCIO for GPIO/LPC IO PCH : VCCIO ---+V1.05S_VCC_EXP for FDI voltage PCH : VCCIO ---+V1.05S_VCC_EXP for USB3 voltage PCH : VCCVRM --- +V1.05S_VCCAPLL_EXP for PCIE/DMI PCH : VCCIO --- +V1.05S_VCCAPLL_EXP for SATA PCH : VCCIO --- +V1.05S_VCCAPLL_EXP for VCCMPHY PCH : VCCVRM ---+VCCAXCK_VRM for ICC PCH : VCC ---+V1.05S_VCC_AXCK_DCB for ICC PCH : VCCCLK --- +VCCCLKF135 for ICC PCH : VCCCLK --- +V1.05S_VCC_SSCFF for ICC PCH : VCCCLK --- +V1.05S_VCCSSCF100F for ICC PCH : VCCST POWER GREEN CLOCK : VIOE_25MB: for PCH 25 CLOCK VDD	PCH :VCCIO: +V1.05S_VCCCAUX for GPIO/LPC PCH :VCCASW: PCH_VCC_1_1_20/21 for FUSE CPU : VCCIO_OUT ---- +VCCIO_OUT_R CPU : VCCST: 1.05V_VCCST
3V_AUX	PCH: RTC EC:VSTBY KB : KB ID KB : KB ID MMB : MMB VDD HALL SENSOR : SENSOR VDD	
3V_S5	PCH: VccSus3_3 -- +VCCPRTCSUS_3P3forRTC. PCH:VCCDSW3_3 -- +VCCPDSW supply for Deep S4/S5 wells. PCH:VCCSPI -- +V3.3M_VCCPSPI for SPI PCH:VCC -- +V3.3S_VCCPFUSE for PCH fuse SPI ROM : VCC for SPI ROM WLAN: 3V_WLAN for WLAN VCC	PCH : VCCSUSHDA ---- +VCC_HDA_IO for Azalia Power. PCH :VCCSUS3_3 ---- USB3/USB2 SUS power,
3V_S0	PCH: Vcc3_3 --- for core well I/O buffers. PCH: Vcc3_3_R30/R32 --- for HVC MOS PCH: VCCCLK3_3 --- for ICC. PCH: VCC --- for FUSE. PCH: Vcc3_3 --- for THERMAL. DDR3: SPDVDD VGA Port Companion Circuit HDMI LEVEL SHITER POWER LVDS power CCD power	TOUCH PAD POWER TPM power Card reader(RTS5227E)power NFC POWER EC: VCC
3V_WLAN	Mini PCIE : 3V power	
3VDUAL_LAN	LAN Power	
5V_AUX		
5V_S5	USB CHARGER : USB CHARGER POWER WL DONGLE: WL DONGLE POWER	
5V_S3	USB2.0 power TTOUCH SCREEN POWER	
5V_S0	FAN power HDMI power pin HDD power ODD power Audio codec IC power VGA power pin	
VIN	CONVERTER power	
BAT-V		





Item	Stage	Page	Owner	Change explanation
01	Pwr A->A	34	EE	Change control signal from SW_ON_2 to SW_ON_1 for meet intel DQS power sequency
02	Pwr A->A	36	EE	Change 1.5V_D5 controlled by SW_ON_3
03	Pwr A->A	37	EE	Un-stuff P136,P132,P134,P135,P137,P138,P139 for SW1 stuff. Add for audio output 1.5V power change to 1.5V_D5
04	Pwr A->A	32	PMR	Change CH18 to 10 pin & add slave, CH182 pin for MIC cross talk issue
05	Pwr A->A	30	PMR	Change P22 pin define for P2 in common use
06	Pwr A->A	30	PMR	Change P277 from to CH40018P200 to CH40018P203 for battery charge function
07	Pwr A->A	19	EE	Change U4 P200 to GND for LVDS no display
08	Pwr A->A	21	EE	CH7 reverse pin define for keyboard assembly
09	Pwr A->A	23	EE	Un-stuff CH64 & CH65 for vendor suggest
10	Pwr A->A	26	EE	Change R489/R499 from 2.2K to 1K ohm for NVC fast mode.
11	Pwr A->A	12	EE	Change R477/R481 from 2.2K to 499 ohm for NVC fast mode.
12	Pwr A->A	20	EE	Change LCD conn power & signal pin define to avoid R20112 damaged.
13	Pwr A->A	22	PMR	Change Vm1 CH18 to 14 pins for Audio COM change
14	Pwr A->A	34	PMR	Add P1170,P1171 for P1,CH12,CH 2 W for pulse issue.
15	Pwr A->A	20	EE	Un-stuff R182, stuff R5 for LVDS ROM for W/C/D
16	Pwr A->A	23	EE	Modify CH8 pin define, pin10 NC
17	Pwr A->A	12	EE	R307 for RC clear CMOS.
18	Pwr A->A	26	EE	change CH3 PP to 50506-00641-v01-0p-1
19	Pwr A->A	21	EE	change CH5 to DP2D10M119 and reverse pin define.
20	Pwr A->A	41	PMR	Change P113 to CV-10M0M202 for standard part
21	Pwr A->A	31	PMR	Change P115 to 15.8K and P117 to 6.8K ohm for adjust SV_65/3V_65 voltage
22	Pwr A->A	22	PMR	Change R212&OPF518&R20217-R16118-R16109 for adjust SV_65/3V_65 voltage
23	Pwr A->A	21,26	EE	change PWR COM(CH3) to DPFC06P106 , High SW SW COM(CH3) to DPFC06P201
24	Pwr A->A	31	PMR	change P111 to DPFC12P0M1&AD112501 for HW/Battery LED
25	Pwr A->A	15	EE	Add C470 22uF cap to reduced 1.5V_50 ripple noise
26	Pwr A->A	26,28	EE	Un-stuff USB_LF1,LF4 for C/D
27	Pwr A->A	06,07,09,14,20,23,24,26,27,28	EE	Change R29,R32,R46,R54,R59,R103,R103,R162,R179,R184,R301,R304,R306,R308,R322,R355,R362,R363,R345,R346 to short pad.
28	Pwr A->A	12,15,21	EE	Remove R184,R370,R485,R486 for C/D
29	Pwr A->A	09	PMR	Insert and remove C74 to PC178 and change CH1,CH2,CH3,CH4,C78,C79,C89,CH10,CH11,CH12,CH13,CH13,CH14,CH18 to CH2218P900 CAP 220 6.3V for improve VccCore power quality
30	Pwr A->A	30	PMR	Un-stuff R245 R247 R248 for HW Issue.
31	Pwr A->A	25	EE	Change P5 to DM260TP003 polymer type
32	Pwr A->A	13	EE	Current test name to PCH_XTAL25_IN
33	Pwr A->A	28	EE	Change R25, R29 Nuts to M2P5001010
34	Pwr A->A	09	EE	Un-stuff R59 to meet Intel HSE
35	Pwr A->A	28	EE	Change R1,R7,R8,R16,R20,R23,R24,R25,R28,R29,R30 footprint for layout require
36	Pwr A->A	35	PMR	Remove PC06,PC74 for layout spanning require(PC06,PC74 not used)
37	Pwr A->A	30	PMR	Change R248 R246 to CH6223M9A00 CAP CHIP 220V 35V(1-205,X28,0805) for HW input inrush issue
38	Pwr A->A	01,05,17,11,15,22,23,28,27	EE	Change R88,R91,R44,R46,R47,P3,R180,R395,R311,R325,R390,R401,R393,R6,R7,R18,R33,R86,R87,R88,R1,R82,R102,R307,R306,R316 to short pad.
39	Pwr A->A	27	EE	Change CH22 footprint to 1213B-0401-001-00-1 due to vendor P7M new change
40	Pwr A->A	31	PMR	Change the P113 to CV-220M051 HSD QMS 2.0M 205 5A NHD-06CM-282M-V1W for the current load
41	Pwr A->A	29	EE	Change CH8,CH9,Traco from U21 P1K2 to U21 P1K6
42	Pwr A->A	21	EE	Change CH7 footprint from 50696-0300m-001-30p-2 to 50541-0300m-001-30p-1
43	Pwr A->A	26	EE	Change CH3 footprint from 50656-0060m-v02-0p-1 to 186479-00641-3-0p-1

Item	Stage	Page	Owner	Change explanation
44	B Stage			B Stage
45	A->B	11	EE	Current block diagram alteration from R400m1-R to R400m1-R
46	A->B	27	EE	Change R272,R273,R277,P279,R280,R283 to 150 ohm for LED brightness
47	A->B	26	EE	Change CH1 to DPFC06P200 for HW1, line request ME change connector type.
48	A->B	30,35	PMR	Stuff the R250 and R251 and de-pop R248 for HW Issue.
49	A->B	20,21,25,26	PMR	Delete R284,R285,R287,R287,R375,R416,R421,R480,R490,R348,R369,L3,L4 for SW suggest
50	A->B	12	EE	Stuff Q2 and un-stuff R307 for CLK CMOS function
51	A->B	22	EE	Change R47,R470,R1,R11,CH1,CH17 to Short&pin GND C/D
52	A->B	22	EE	Delete R276 and P279 for Battery LED power
53	A->B	12	PMR	Delete P10 pin 24,25 for P/F change
54	A->B	28	PMR	Change R10 to H-TC178C18301462,R27 to H-TC1550C197015092
55	A->B	22	PMR	AR5 / AR3 swap with AL6 / AL7 for audio pop noise.
56	A->B	22	PMR	Change AR2,AR10,AR14,AR16,AR17 to Dohm for debug.
57	A->B	28	EE	CH6 change P6 to DPFC12P117 & DPFC12P200 , and P/F to 50501-01201-001-15p-1 for ME request.
58	A->B	26	EE	CH2,CH10 change P8 to DPFC08P203 & DPFC08P205,P/F to 50501-0080m-001-Bp-1 for ME request.
59	A->B	22	EE	CH18 change P8 to DPFC12P123,P/F to 51618-0100m-001-10p-1 for ME request.
60	A->B	22	EE	CH19 change P8 to DPFC12P101 & DPFC12P013 , P/F to 50501-01541-001-15p-1 for ME request.
61	A->B	26	EE	CH3 change P8 to DPFC06P177 & DPFC06P172,P/F to 50506-0060m-v01-0p-1 for ME request
62	A->B	21	EE	CH2 add 2nd source P8 DPFC06P179 for ME request
63	A->B	21	EE	CH4 change to DPFC12P202 & DPFC12P215 for ME request.
64	A->B	23	EE	CH4 change to DPFC12P217 & DPFC12P215 , P/F to 50273-01001-001-10p-1 for ME request.
65	A->B	24	EE	CH1 DPFC11M028 ECL, change to DPFC11M161
66	A->B	21	EE	CH3 change to DPFC12P202,P/F to 50169-01241-002-12p-15p for HW add Nylar
67	A->B	20	EE	change P1 to MK200P002 & MK200P006 for STD part.
68	A->B	21	EE	change R25,R29 to M2P5001010 for ME change.
69	A->B	12	EE	un-stuff V4,R424,C440,C442 for cancel reserve X'ial function.
70	C Stage			C Stage
71	B->C	3,14	EE	Un-stuff U19,CH2,CH10,R41,CH7,C77,change R304,R322,R308 to Dohm and un-stuff for HW
72	B->C	6	EE	un-stuff U19,CH5,R334,R331 for coat down.
73	B->C	23	EE	un-stuff U6,add R535 for coat down.
74	B->C	11,13	EE	change R91,R92 to 0402 resistor(R536-R550) for coat down
75	B->C	28	EE	C220 change to 0402 from 0603 for coat down.
76	B->C	15	EE	change R185,R157,R174,R143 to Dohm from short pad for USB2.0 debug.
77	B->C	30,35,31,33,36,34,32,30,13,25,12,26,31,22,20,18	EE,PMR	change Dohm to short pad for C/D: P85,P82,P84,P87,P88,P89,P84,P84,P85,P82,P83,P87,P8128,P813,P811,P814,P817,P810,P816,P812,P815,P822,P815,P810,P813,P814,P812,R221,R425,R431,R449,R487,R488,R503,R307,R482,R535,AR26,L12,P8125,P8138,R14,R19,R123,R1378,R151,R281,AR18,AR21,AR23,AR20,P881,P8108,P8110,R449
78	B->C	15	EE	add 1.0uF(CV11) on v1.056 VCC3V3CORE for USB2.0 debug reserve.
79	B->C	15	EE	Change R48 to 100K, add C75, C76, C77, R275, R276
80	B->C	20,37	EE	change R20 R20M control from PCH to MC for panel on off sequency delay control,Add R551,unstuff R27.
81	B->C	22	EE	change Dohm to short pad : AR14,AR2,AR17,AR16,AR10. Un-stuff AC21,AC10,AC25,AC26,AC19 for C/D
82	B->C	28	EE	change R25,R29 to H-TC1550C197015092 for layout.
83	B->C	31	EE	change P815 to 15.4K from 15.8K for adjust SV range
84	B->C	31,32,33,35,35	EE	change P14,P16,P18,P19,P10,P16 to Dohm and change P8143,P8148,P8149,P8161,P8168 current sensor for power consumption measurement.
85	B->C	17,18	EE	swap name CH1M1 & CH1M2 for CH7

Item	Stage	Page	Owner	Change explanation
86	B->C	25	EE	C Stage
87	B->C	20	EE	change U23 to M082047PVQ-CH2 for DCP to 2.5A.
88	B->C	20	EE	change U29 to 08P8407 for HW1 7-10 item
89	MP Stage			MP Stage
90	C->MP	27	EE	un-stuff Q10,Q11,Q12,R72,R73,R85,R347,C112,C129,C144,stuff R73,R86,P3 for drop EP000 function
91	C->MP	31,32,33,35,36	PMR	change to short P/F:P14,P16,P18,P19,P10,P16,P15,P161,P8143,P8148,P8149,P8161,P8168 for C/D
92	C->MP	35	EE	stuff PC51 for 1.05V VCCST power
93	C->MP	20	EE	change U29 to P88201A & R107 to 4.7K for C/D